


2-30 GHz Surface Mount Low Phase Noise Amplifier

APM-6849SM

1. Device Overview

1.1 General Description

The APM-6849SM is a single stage broadband, low phase noise LO driver amplifier designed to provide saturated +21 dBm output power, packaged in a 3 mm QFN. This amplifier uses GaAs HBT technology for low phase noise, and provides industry leading -170 dBc/Hz at 10 kHz offset from carrier frequency. The amplifier is also highly efficient with 21% peak PAE at 5 GHz input frequency and low DC current draw. It is optimized to provide enough power to drive the LO port of an S-diode mixer (2 – 20 GHz) or an H/L-diode mixer (2 - 32 GHz). This amplifier is operational with a variety of bias conditions for both low and high-power applications.




1.2 Features

- -170 dBc/Hz phase noise at 10 kHz offset frequency
- Low DC power consumption
- Positive-only biasing
- No sequencing required
- Unconditionally stable
- Integrated DC blocks – No bias-tees or off-chip blocking required

1.3 Applications

- Mobile test and measurement equipment
- Radar and satellite communications
- 5G Transceivers
- Driver amplifier for S, H, and L – diode mixers
- Suitable as a T3 mixer driver

1.4 Functional Block Diagram



1.5 Part Ordering Options¹

Part Number	Description	Package	Green Status	Product Lifecycle	Export Classification
APM-6849SM	3x3 mm Surface Mount	QFN	RoHS	Active	EAR99
EVAL-APM-6849SM	Connectorized Evaluation Fixture	EVAL	RoHS	TBD, Contact Support	EAR99

¹ Refer to our [website](#) for a list of definitions for terminology presented in this table.

Table of Contents

1. Device Overview	1	3.4 Sequencing Requirements	5
1.1 General Description.....	1	3.5 Electrical Specifications	6
1.2 Features	1	3.6 APM-6849SM Typical Performance Plots.....	7
1.3 Applications	1	3.7 Connectorized Module APM-6849PA Performance Plots.....	9
1.4 Functional Block Diagram	1	3.8 Conversion Loss Plots of Marki Mixers Using APM-6849SM LO Driver	10
1.5 Part Ordering Options.....	1	3.9 Time Domain Plots.....	10
2. APM-6849SM Port Configurations and Functions	3	4. Application Information	11
2.1 APM-6849SM Port Diagram.....	3	4.1 APM-6849SM Application Circuit ..	11
2.2 APM-6849SM Port Functions	3	5. Mechanical Data.....	12
3. Specifications	4	5.1 APM-6849SM Package Outline Drawing	12
3.1 Absolute Maximum Ratings.....	4	5.2 APM-6849SM Landing Pattern	12
3.2 Package Information	4		
3.3 Recommended Operating Conditions .	5		


Revision History

Revision Code	Revision Date	Comment
-	November 2019	Datasheet Initial Release






2. APM-6849SM Port Configurations and Functions

2.1 APM-6849SM Port Diagram

A port diagram of the APM-6849SM is shown below.



2.2 APM-6849SM Port Functions

Port	Function	Description	Equivalent Circuit for Package
2	RF Input	This is the amplifier die RF Input port. It is internally DC blocked and RF matched to 50 Ω .	
14	Collector Supply Port	Pin 14 is the amplifier IC's DC voltage supply pad. See section 3.6 for performance at different bias conditions.	
6	Base Supply Port	Pin 6 is the current mirror DC voltage supply port that controls the collector current supplied to the amplifier. VB port voltage is proportional to VC port collector current. VB effectively functions as a gain control pin. See section 3.6 for performance at different bias conditions.	
11	RF Output	Pin 11 is the amplifier die RF Output port. It is internally DC blocked and RF matched to 50 Ω . Must have less than 7:1 VSWR when operating with voltage greater than 5V on VC.	
GND	Ground	IC backside must be connected to a DC/RF ground with high thermal and electrical conductivity.	

3. Specifications

3.1 Absolute Maximum Ratings

The Absolute Maximum Ratings indicate limits beyond which damage may occur to the device. If these limits are exceeded, the device may become inoperable or have a reduced lifetime.

Parameter	Maximum Rating	Units
Collector Positive Bias Voltage (VC)	7	V
Positive Bias Current (Ic)	150	mA
Current Mirror Positive Bias Voltage (VB)	7	V
Current Mirror Positive Bias Current (Ib)	4	mA
RF Input Power	+20	dBm
Output Load VSWR	7:1	-
Operating Temperature	-40 to +125	°C
Storage Temperature	-65 to +150	°C
θ_{JA}	TBD	°C/W

3.2 Package Information

Parameter	Details	Rating
ESD	Human Body Model (HBM), per MIL-STD-750, Method 1020	TBD
Weight	EVAL-APM-6849SM	43.6

3.3 Recommended Operating Conditions

The Recommended Operating Conditions indicate the limits, inside which the device should be operated, to guarantee the performance given in Electrical Specifications. Operating outside these limits may not necessarily cause damage to the device, but the performance may degrade outside the limits of the electrical specifications. For limits, above which damage may occur, see Absolute Maximum Ratings.

	Min	Nominal	Max ²	Units
T _A , Ambient Temperature	-40	+25	+125	°C
Positive DC Voltage (V _C)	+3	+5	+6	V
Positive DC Current (I _c)	8	21	32	mA
Positive DC Current Mirror Voltage (V _B)	+3	+5	+6	V
Positive DC Current Mirror Current (I _b)	0.9	2	2.6	mA

3.4 Sequencing Requirements

There is no sequencing required to power up or power down the amplifier.

Amplifier must have an output load connected when operating with a V_C voltage greater than +5V.

² Maximum recommended operating current conditions without RF input applied. Please see typical performance plots on page 9 for relationship between RF input power and DC current draw.

3.5 Electrical Specifications

The electrical specifications apply at $T_A=+25^\circ\text{C}$ in a 50Ω system.









QFNs are 100% RF tested.

Parameter	Test Conditions	Frequency	Min	Typical	Units		
P _{sat} ³	5V/5V bias, Input Driver (See footnote)	2 GHz – 20 GHz	+19	+21	dBm		
		20 GHz – 30 GHz	+15	+19			
Small Signal Gain	5V/5V bias, -25 dBm Input Power	2 GHz – 20 GHz	9	11	dB		
Input Return Loss		20 GHz – 30 GHz	7	7.5			
		Output Return Loss	2 GHz – 20 GHz			15	
Noise Figure			20 GHz – 30 GHz			8	
		Reverse Isolation	2 GHz – 20 GHz			16	
20 GHz – 30 GHz				8			
Collector Current ⁴ , I _c	5V/4V	-		13	mA		
Current Mirror Current, I _b	5V/5V	-		21			
	5V/6V	-		32			
	5V/4V	-		1.5			
Input IP3 (IIP3)	5V/5V bias, -15 dBm Input Power	2 GHz – 30 GHz		+11		dBm	
			Output IP3 (OIP3)	2 GHz – 30 GHz			
					Output P _{1dB}		2 GHz – 20 GHz
	20 GHz – 30 GHz		+14				
Input Power for Saturation	5V/5V bias	2 GHz – 30 GHz		+10	dBm		
Phase Noise @ 10 kHz Offset	5V/5V bias, +9 dBm Input power	2-20 GHz		-170	dBc/Hz		







³ Saturated Output Power tested with two EVAL-APM-6849SM connected in series; +6 dBm RF input power, corresponding to ~+16 dBm into DUT.

⁴ Bias conditions for I_c and I_b tested with no RF input power. See section 3.6 for DC current vs. RF power. Bias conditions presented as VC/VB.







3.6 APM-6849SM Typical Performance Plots⁵



⁵ APM-6849SM measurements taken in EVAL-APM-6849 evaluation board.






3.7 Connectorized Module APM-6849PA Performance Plots⁶





⁶ Surface mount module APM-6849SM performance is expected to be similar to connectorized module performance.

3.8 Conversion Loss Plots of Marki Mixers Using APM-6849SM LO Driver



3.9 Time Domain Plots⁷




⁷ Fast rise time is desirable for linear T3 mixer operation.

4. Application Information

4.1 APM-6849SM Application Circuit


Below is the recommended application circuit for the APM-6849SM.



RF input and output should be soldered to 50 Ω traces. This is a single stage amplifier, and feedback oscillations are unlikely to occur. However, a bypass capacitance to ground on the VC supply line is recommended for consistent RF performance.

5. Mechanical Data

5.1 APM-6849SM Package Outline Drawing



Notes:

1. Substrate Material is Plastic.
2. I/O Leads and Die Paddle are 0.05 microns Au over 0.02 microns Pd over 0.5 microns Ni.
3. All unconnected pins should be connected to PCB RF ground.

5.2 APM-6849SM Landing Pattern

