


## 2-30 GHz Surface Mount Low Phase Noise Amplifier

## APM-6848SM

### 1. Device Overview

#### 1.1 General Description

The APM-6848SM is an integrated 2-stage broadband, low phase noise LO driver amplifier designed to provide a saturated +20 dBm output power from a 0-6 dBm input power with low DC power consumption, packaged in a 4mm QFN. This amplifier uses GaAs HBT technology for low phase noise, and is optimized to provide enough power to drive the LO port of an S-diode mixer from 2 GHz to 20 GHz or an H or L diode mixer from 2 GHz to 32 GHz. This amplifier can be operated with a variety of bias conditions including  $V_C=V_B=5V$  for both low power and high power applications.




#### 1.2 Features

- -165 dBc/Hz phase noise at 10 kHz offset frequency
- Power and gain control
- +22 dB gain
- Low DC power consumption
- Positive-only biasing
- No sequencing required
- Unconditionally stable
- Integrated DC blocks – No bias-tees or off-chip blocking required

#### 1.3 Applications

- Mobile test and measurement equipment
- Radar and satellite communications
- 5G Transceivers
- Driver amplifier for S, H, and L – diode mixers
- Suitable as a T3 mixer driver

#### 1.4 Functional Block Diagram



#### 1.5 Part Ordering Options<sup>1</sup>

Part Number	Description	Package	Green Status	Product Lifecycle	Export Classification
APM-6848SM	4x4 mm Surface Mount	QFN	RoHS	Active	EAR99
EVAL-APM-6848SM	Connectorized Evaluation Fixture	EVAL	RoHS	TBD, Contact Support	EAR99

<sup>1</sup> Refer to our [website](#) for a list of definitions for terminology presented in this table.

## Table of Contents

1. Device Overview .....	1	3.5 Electrical Specifications .....	7
1.1 General Description .....	1	3.6 APM-6848SM Typical Performance Plots.....	8
1.2 Features .....	1	3.7 Connectorized Module APM-6848PA Performance Plots.....	10
1.3 Applications .....	1	3.8 Time Domain Plots.....	10
1.4 Functional Block Diagram .....	1	3.9 Conversion Loss of Marki Mixers Using APM-6848SM as LO Driver .....	11
1.5 Part Ordering Options.....	1	4. Application Information .....	12
2. APM-6848 Port Configurations and Functions .....	3	4.1 APM-6848SM Application Circuit ..	12
2.1 APM-6848SM Port Diagram .....	3	4.2 Gain and Power Control .....	13
2.2 APM-6848SM Port Functions .....	4	5. Mechanical Data .....	13
3. Specifications .....	5	5.1 APM-6848SM Package Outline Drawing .....	13
3.1 Absolute Maximum Ratings.....	5	5.2 APM-6848SM Landing Pattern .....	14
3.2 Package Information .....	5		
3.3 Recommended Operating Conditions .	6		
3.4 Sequencing Requirements .....	6		


### Revision History

Revision Code	Revision Date	Comment
-	December 2019	Datasheet Initial Release








## 2. APM-6848 Port Configurations and Functions

### 2.1 APM-6848SM Port Diagram

A top-down port diagram of the APM-6848SM is shown below.



## 2.2 APM-6848SM Port Functions

Pin	Function	Description	Equivalent Circuit for Package
21	RF Input	This is the RF Input port of the amplifier die. It is internally DC blocked and RF matched to 50 $\Omega$ .	
17	Collector Supply Port 1	Pad VC1 is the DC voltage supply pad for the 1 <sup>st</sup> stage of the amplifier IC. See section 3.6 for performance at different bias conditions.	
14	Collector Supply Port 2	Pad VC2 is the DC voltage supply pad to the 2 <sup>nd</sup> stage of the amplifier IC. Larger VC voltage will result in larger power consumption and larger power output. See section 3.6 for performance at different bias conditions.	
2	Base Supply Port 1	Pad VB1 is the DC voltage supply pad for a current mirror which controls the collector current of the 1 <sup>st</sup> stage (Ic1). Larger voltages result in a higher current draw through pad VC1, effectively functioning as a gain control pin for the 1 <sup>st</sup> stage of the amplifier. See section 3.6 for performance at different bias conditions.	
4	Base Supply Port 2	Pad VB2 is the DC voltage supply pad for a current mirror which controls the collector current of the 2 <sup>nd</sup> stage (Ic2). Larger voltages result in a higher current draw through pad VC2, effectively functioning as a gain control pin for the 2 <sup>nd</sup> stage of the amplifier. See section 3.6 for performance at different bias conditions.	
11	RF Output	This is the RF Output port of the amplifier die. It is internally DC blocked and RF matched to 50 $\Omega$ . Must have less than 7:1 VSWR when operating with voltage larger than 5V on VC1 or VC2.	
GND	Ground	Backside of the IC must be connected to a DC/RF ground with high thermal and electrical conductivity.	

### 3. Specifications

#### 3.1 Absolute Maximum Ratings

The Absolute Maximum Ratings indicate limits beyond which damage may occur to the device. If these limits are exceeded, the device may become inoperable or have a reduced lifetime.

Parameter	Maximum Rating	Units
Collector Positive Bias Voltage (VC, VC1, VC2)	7	V
Positive Bias Current (Ic, Ic1+Ic2)	300	mA
Current Mirror Positive Bias Voltage (VB, VB1, VB2)	7	V
Current Mirror Positive Bias Current (Ib, Ib1+Ib2)	8	mA
RF Input Power	+20	dBm
Output Load VSWR	7:1	-
Operating Temperature	-40 to +125	°C
Storage Temperature	-65 to +150	°C
$\theta_{JA}$	TBD	°C/W

#### 3.2 Package Information

Parameter	Details	Rating
ESD	Human Body Model (HBM), per MIL-STD-750, Method 1020	TBD
Weight	EVAL-APM-6848SM	43.7g

### 3.3 Recommended Operating Conditions

The Recommended Operating Conditions indicate the limits, inside which the device should be operated, to guarantee the performance given in Electrical Specifications. Operating outside these limits may not necessarily cause damage to the device, but the performance may degrade outside the limits of the electrical specifications. For limits, above which damage may occur, see Absolute Maximum Ratings.

	Min	Nominal	Max <sup>2</sup>	Units
T <sub>A</sub> , Ambient Temperature	-40	+25	+125	°C
Positive DC Voltage (VC1)	+3	+5	+6	V
Positive DC Current (Ic1)	8	21	40	mA
Positive DC Voltage (VC2)	+3	+5	+6	V
Positive DC Current (Ic2)	8	21	40	mA
Positive DC Current Mirror Voltage (VB1)	+3	+5	+6	V
Positive DC Current Mirror Current (Ib1)	0.9	2	2.6	mA
Positive DC Current Mirror Voltage (VB2)	+3	+5	+6	V
Positive DC Current Mirror Current (Ib2)	0.9	2	2.6	mA

### 3.4 Sequencing Requirements

There is no sequencing required to power up or power down the amplifier.

Amplifier must have an output load connected when operating with a VC1, or VC2 voltage larger than +5V.

<sup>2</sup> Maximum recommended operating current conditions without RF input applied. Please see typical performance plots on page 12 for relationship between RF input power and DC current draw.

### 3.5 Electrical Specifications<sup>3</sup>









The electrical specifications apply at  $T_A=+25^{\circ}\text{C}$  in a  $50\Omega$  system.

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency			2		30	GHz
$P_{\text{sat}}$	5V/5V bias, +6 dBm Input Power	2 GHz – 20 GHz	18	+21		dBm
		20 GHz – 29 GHz	14	+18		
Small Signal Gain	5V/5V bias, -25 dBm Input Power	2 GHz – 20 GHz	18	22		dB
		20 GHz – 29 GHz	15	18		
Input Return Loss		2 GHz – 20 GHz		14		
		20 GHz – 29 GHz		7		
Output Return Loss		2 GHz – 20 GHz		16		
		20 GHz – 29 GHz		11		
Noise Figure		2 GHz – 26.5 GHz		6		
Reverse Isolation	2 GHz-29 GHz		62			
Collector Current <sup>4</sup> , $I_c$	5V/4V	-		27		mA
	5V/5V	-		43		
	5V/6V	-		67		
Current Mirror Current, $I_b$	5V/4V	-		2.9		mA
	5V/5V	-		4		
	5V/6V	-		5.2		
Input IP3 (IIP3)	5V/5V bias, -25 dBm Input Power	2 GHz – 29 GHz		-2		dBm
Output IP3 (OIP3)		2 GHz – 29 GHz		+20		
Output $P_{1\text{dB}}$	5V/5V bias	2 GHz – 20 GHz		+19		dBm
		20 GHz – 29 GHz		+15		
Input Power for Saturation	5V/5V bias	2 GHz – 29 GHz		+4		dBm
Phase Noise @ 10 kHz Offset	5V/5V bias, +9 dBm Input power, 4 GHz	2-20 GHz		-165		dBc/Hz

<sup>3</sup> All Specifications and performance shown with  $VC1 = VC2$  and  $VB1 = VB2$









<sup>4</sup> Bias conditions for  $I_c$  and  $I_b$  tested with no RF input power. See section 3.6 for DC current vs. RF power. Bias conditions presented as VC/VB.

### 3.6 APM-6848SM Typical Performance Plots<sup>5</sup>









<sup>5</sup> Surface mount performance plots are taken in the EVAL-APM-6848 connectorized fixture, and include launch, line, and connector insertion losses.






### 3.7 Connectorized Module APM-6848PA Performance Plots<sup>6</sup>




### 3.8 Time Domain Plots<sup>7</sup>

5 GHz, +5 dBm In, 5V/5V bias







10 GHz, +5 dBm In, 5V/5V bias



<sup>6</sup> Surface mount module APM-6848SM performance can be expected to be similar to connectorized module performance.

<sup>7</sup> Fast rise time is desirable for linear T3 mixer operation.


### 3.9 Conversion Loss of Marki Mixers Using APM-6848SM as LO Driver




## 4. Application Information

### 4.1 APM-6848SM Application Circuit

Below are the recommended application circuits for the APM-6848SM.



RF input and output should be soldered to 50 Ω traces. Since this is a 2-stage amplifier, VC and VB lines may be biased separately at different voltages for improved efficiency (application circuit shown above), or they may be combined for convenience (below). If combined, feedback oscillations can form along the VC supply lines unless sufficient bypass capacitance to ground is used.



## 4.2 Gain and Power Control


The APM-6848 is a 2-stage amplifier integrated on a single IC. In the APM-6848SM package, the user has some freedom to operate the 2 amplifier stages independently for their application-specific needs. Please refer to section 2.2 to see the function of each port on the APM-6848SM, and refer to the gain and Psat plots in section 3.6 to see how bandwidth, saturated output power, and gain profile change for various bias conditions.

Generally, the gain of the first stage and second stage of the amplifier can be controlled by adjusting VB1 and VB2 respectively. Increasing the voltage applied to a VB pad increases the current drawn into the corresponding amplifier stage, which strongly correlates to the gain of that stage, and some difference to the output power of that stage. Increasing the voltage on a VC pad generally increases the linearity, maximum output power, and DC power consumption of the corresponding amplifier stage.

In the case where a user wants to drive the LO port of a mixer from an initial LO power of +9 dBm at 10 GHz, the user could apply 5V at all 4 DC ports and see an output power of +21.5 dBm and an overall power consumption of about 1 watt (the amplifier stages pull more DC current as the gain compresses in a high input power condition). Alternatively, the user could apply 3.5 V – 4 V to VB1 and VC1, and 6V to VB2 and VC2 and see an output power of 22.5 dBm with very little difference in the overall power consumption. For applications with a strict power budget and performance requirements, optimizing the bias conditions of the amplifier can be a useful tool for the system designer.

## 5. Mechanical Data

### 5.1 APM-6848SM Package Outline Drawing



Notes:

1. Substrate material is Plastic.
2. I/O Leads and Die Paddle are 0.05  $\mu\text{m}$  Au over 0.02  $\mu\text{m}$  Pd over 0.5  $\mu\text{m}$  Ni.
3. All unconnected pins should be connected to PCB RF ground.

## 5.2 APM-6848SM Landing Pattern

